- Package Options Include Plastic and Ceramic DIPs and Ceramic Flat Packages
- Dependable Texas Instruments Quality and Reliability

#### description

The '76 contains two independent J-K flip-flops with individual J-K, clock, preset, and clear inputs. The '76 is a positive-edge-triggered flipflop. J-K input is loaded into the master while the clock is high and transferred to the slave on the high-to-low transition. For these devices the J and K inputs must be stable while the clock is high.

The 'LS76A contain two independent negativeedge-triggered flip-flops. The J and K inputs must be stable one setup time prior to the highto-low clock transition for predicatble operation. The preset and clear are asynchronous active low inputs. When low they override the clock and data inputs forcing the outputs to the steady state levels as shown in the function table.

The SN5476 and the SN54LS76A are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN7476 and the SN74LS76A are characterized for operation from 0 °C to 70 °C.

SN5476, SN54LS76A . . . J PACKAGE SN7476 . . . N PACKAGE SN74LS76A . . . D OR N PACKAGE (TOP VIEW)

()	U	
1CLK	1	16 1K
1 PRE	2	15 10
1 CLR	3	14 10
1 J	4	13 GND
VCC	5	12 2K
2CLK	6	11 20
2 PRE	7	10 20
2 CLR	8	9 2J

	FUNCTION TABLE											
	IN	PUTS			OUTE	UTS						
PRE	CLR	CLK	J	к	Q	ā						
L	н	×	х	х	н	L						
н	L	×	х	х	L .	н						
L	L	х	х	х	нt	нt						
н	н	л	L	L	0 <sub>0</sub>	$\overline{\alpha}_0$						
н	н	л	н	L	н	L						
н	н	л	L	н	L	н						
н	н	л	н	н	TOG	GLE						

170

'LS76A FUNCTION TABLE


FUNCTION TABLE											
	IN	PUTS			OUTF						
PRE	CLR	CLK	J	к	Q	ā					
L	н	×	х	х	н	L					
н	L	х	х	×	L	н					
L	L	×	х	х	н†	нt					
н	н	÷.	L	L	Q0	$\overline{\alpha}_0$					
н	н	1	н	L	н	L					
н	н	Ŧ	L	н	L	н					
н	н	Ļ	н	н	TOGGLE						
н	н	н	x	х	0 <sub>0</sub>	$\overline{\Omega}_0$					

<sup>†</sup> This configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.




# SN5476, SN54LS76A SN7476, SN74LS76A DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR SDLS121 – DECEMBER 1983 – REVISED MARCH 1988

# logic diagrams (positive logic)









# logic symbols<sup>†</sup>



<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### schematics of inputs and outputs









# SN5476, SN54LS76A SN7476, SN74LS76A DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR SDLS121 – DECEMBER 1983 – REVISED MARCH 1988

# schematics of inputs and outputs (continued)





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

'LS76A

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage: '76	
'LS76A	7 V
Operating free-air temperature range: SN54' 55 °C to 12	5°C
SN74′ 0°C to 7	0°C
Storage temperature range	0°C

NOTE 1: Voltage values are with respect to network ground terminal.



#### recommended operating conditions

				SN5476			SN7476	6	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				0.4			- 0.4	mA
IOL	Low-level output current	······································			16			16	mA
		CLK high	20		-	20			Ţ
tw	Pulse duration	CLK low	47			47			ns
		PRE or CLR low	25			25			
t <sub>su</sub>	Input setup time before CLK t	Input setup time before CLK t				0			ns
th	Input hold time-data after CLK ↓		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				evet		SN5476			SN7476		LINUT
PAR/	AMETER		TEST CONDITIONS <sup>†</sup>		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIK		V <sub>CC</sub> = MIN,	l <sub>l</sub> = – 12 mA	<u> </u>			- 1.5			- 1.5	V
Vон		V <sub>CC</sub> = MIN, I <sub>OH</sub> = - 0.4 mA	V <sub>IH</sub> = 2 V,	V <sub>1L</sub> = 0.8 V,	2.4	3.4		2.4	3.4		v
Vol		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 16 mA	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,		0.2	0.4		0.2	0.4	v
łį –		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1			1	mA
	J or K		N - 0 4 M				40			40	
ЧΗ	All other	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.4 V				80			80	<b>#</b>
	J or K						- 1.6			- 1.6	
հե	All other	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V				- 3.2			- 3.2	Am
los§		V <sub>CC</sub> = MAX			- 20		- 57	- 18		- 57	mA
ICC#	ŧ	V <sub>CC</sub> = MAX,	See Note 2			10	20		10	20	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .

§ Not more than one output should be shorted at a time.

¶Clear is tested with preset high and preset is tested with clear high.

#Average per flip-flop.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics,	, VCC = 5 \	$V, T_A = 25^{\circ}C$	(see note 3)
----------------------------	-------------	------------------------	--------------

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	UNIT
fmax				15	20		MHz
tPLH	PRE or CLR CLK	$Q$ or $\overline{Q}$			16	25	ns
<sup>t</sup> PHL		u or u	$R_{L} = 400 \Omega$ , $C_{L} = 15 pF$		25	40	ns
<sup>t</sup> PLH					16	25	ns
<sup>t</sup> PHL					25	40	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



## SN5476, SN54LS76A SN7476, SN74LS76A DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR SDLS121 – DECEMBER 1983 – REVISED MARCH 1988

SDLS121 - DECEMBER 1983 - REVISED MARCH 198

#### recommended operating conditions

			SN54LS76A			SN74LS76A			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX 5.75 0.8 0.4 8 30	UNIT	
Vcc	Supply voltage	· · · · · · · · · · · · · · · · · · ·	4.5	5	5.5	4.75	5	5.75	V	
VIH	High-level input voltage		2			2			V	
VIL	Low-level input voltage				0.7			0.8	V	
ЮН	High-level output current				- 0.4			- 0.4	mA	
IOL	Low-level output current	output current output current quency cLK high			4			8	mA	
fclock	Clock frequency		0		30	0		30	MHz	
-		CLK high	20			20			ns	
tw	Pulse duration	PRE or CLR low	25	·		25		MAX 5.75 0.8 0.4 8	115	
		data high or low	20			20				
t <sub>su</sub>	Setup time before CLK↓	CLR inactive	20			20			ns	
-		PRE inactive	25			25				
t <sub>h</sub>	Hold time-data after CLK↓		0			0			ns	
TA	Operating free-air temperature		- 55		125	0		70	°C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					S	N54LS7	6A	S	N74LS7	6A	UNIT	
	PARAMETER		TEST CONDITIO	DNS	MIN	түр‡	MAX	MIN	түр‡	MAX	UNIT	
VIK		V <sub>CC</sub> = MIN,	lı = — 18 mA				- 1.5	<u> </u>		- 1.5	V	
vон		V <sub>CC</sub> = MIN, I <sub>OH</sub> = − 0.4 mA	V <sub>IH</sub> = 2 V,	VIL = MAX,	2.5	3.4		2.7	3.4		v	
		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 4 mA	VIL = MAX,	V <sub>IH</sub> = 2 V,		0.25	0.4		0.25	0.4	v	
VOL		V <sub>CC</sub> = MIN, i <sub>OL</sub> = 8 mA	V <sub>IL</sub> = MAX,	V <sub>IH</sub> = 2 V,					0.35	0.5		
	J or K						0.1			0.1	<u> </u>	
I <sub>E</sub>	CLR or PRE	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V	V <sub>1</sub> = 7 V				0.3			0.3	mA
	CLK					0.3 0.3 0.4 0.4	0.4					
	J or K						20			20		
ЧΗ	CLR or PRE	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V 60					60	μA			
	CLK						80			80		
	J or K						- 0.4			- 0.4		
μL	All other	$-V_{CC} = MAX,$	V <sub>1</sub> = 0.4 V		- 0.8 - 0.8				- 0.8	mA		
los§	<u> </u>	V <sub>CC</sub> = MAX,	See Note 4		- 20		- 100	- 20		- 100	mA	
	Total)	V <sub>CC</sub> = MAX,	See Note 2			4	6		4	6	mA	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

§Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V<sub>O</sub> = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

# switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	МАХ	UNIT
fmax				30	45		MHz
tPLH			$R_L = 2 k\Omega$ , $C_L = 15 pF$		15	20	ns
<sup>t</sup> PHL	PRE, CLR or CLK	K QorQ	-		15	20	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.